Skip to content

Add Xtensa logical kernel implementation - #3938

Open
rameshkunasi wants to merge 1 commit into
tensorflow:mainfrom
rameshkunasi:xtensa-logical
Open

rameshkunasi wants to merge 1 commit into
tensorflow:mainfrom
rameshkunasi:xtensa-logical

Conversation

@rameshkunasi

@rameshkunasi rameshkunasi commented Oct 27, 2026 •

Copy link
Copy Markdown
Contributor

Add Xtensa HiFi4/HiFi5/HiFi_IQ optimized implementation for the LOGICAL_OR and LOGICAL_AND operators in tensorflow/lite/micro/kernels/xtensa/logical.cc (split from #3666).

BUG=n/a

@rameshkunasi
rameshkunasi requested a review from a team as a code owner October 27, 2026 16:22
@rameshkunasi rameshkunasi self-assigned this Oct 27, 2026
@rameshkunasi rameshkunasi added the ci:full Triggers the comprehensive cross-platform test suite. label Oct 27, 2026
@rameshkunasi
rameshkunasi deployed to integration-test October 27, 2026 16:23 — with GitHub Actions Active
Add Xtensa HiFi4/HiFi5/HiFi_IQ optimized implementation for LOGICAL_OR and LOGICAL_AND operators.

This branch was successfully deployed

1 active deployment
integration-test — 98759f56 Deployed Oct 27, 2026 by rameshkunasi via approval-gate #1269
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

ci:full Triggers the comprehensive cross-platform test suite.

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant

⌂ Proxy